Abstmct-Different multiple redundancy schemes for fault detection and correction in computational arrays are proposed and analyzed. The basic idea is to embed a logical array of nodes onto a processor/switch array such that d processors, 1 2 d 5 4, are dedicated to the computation associated with each node. The input to a node is directed to the d processors constituting that node, and the output of the node is computed by taking a majority vote among the outputs of the d processors. The proposed processor/switch array (PSVA) is versatile in the sense that it may be configured as a nonredundant system or as a system which supports double, triple or quadruple redundancy. It also allows for spares to be distributed in the PSVA in a way that permits spare sharing among nodes, thus enhancing the overall system reliability.
I. INTRODUCTION
OST research in fault tolerant computational arrays has M concentrated on defect avoidance and fault coverage (see for e.g., [2] , [3] , [5] , [ll] , [18] , [191, [211) while only few research efforts have been directed toward fault detection and correction in such arrays. The roving spare technique [20] , the weighted checksum coding [4] , [8] iind over1apping.H processes [14] are examples of approaches that may be used to detect (and in some cases correct) transient or permanent run-time faults. However, in these approaches, a latency period may elapse before faulty processors are detected and identified. If the processor array is subject to severe recovery time constraints, or if the production of faulty results may be disastrous, then the use of modular redundancy is appropriate.
Active modular redundancy has been used in highly reliable computing systems (see e.g., [6] , [71, [131, 1231) to detect and dynamically mask faults. Recently, Kiskis and Shin [ 101 suggested a technique for embedding triple modular redundancy into hypercubes by assigning each task to three processors in the hypercube. Their goal is to mask any single fault and yet, retain the logical hypercube connection. In the context of computational arrays, modular redundancy may be Manuscript received January 31, 1992; revised June 15, 1992 . This work was supported in part under NSF Grant MIP-8911303. This work was presented in part at the 1991 International Conference on Parallel Processing.
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achieved by replicating each node in a logical array d times. The input to a node is directed to its d replicas, and the output of the node is computed by taking a majority vote among the outputs of the d replicas. In Section 2 of this paper, we introduce a versatile architecture which is based on interleaved arrays of processors and switches, and which permits the implementation of different degrees of redundancy. For example, two dimensional logical arrays may be embedded onto this architecture with d = 1 for no fault tolerance, d = 2 for fault detection, d = 3 for fault correctiodmasking and d = 4 if additional sparing is required.
The flexibility of the suggested architecture also allows for reconfiguration strategies that may be applied at fabrication time, compile time or at run time. At fabrication or compile time, reconfiguration may be applied to embed a specified logical array onto the architecture in a way that avoids defects or faults, respectively. At run time, reconfiguration may be used to repair the array after faults or to improve the quality of the embedding, thus improving the reliability of the system [16] . In all cases, the new configuration should be valid in the sense that it should allow for each logical node to be appropriately connected to its logical neighbors via the existing physical communication links. Conditions for the validity of configurations are discussed in Section I11 assuming that processors and switches may fault, but that a faulty switch may be used as a short circuit connection [9] , [12] .
Two strategies are presented for embedding logical arrays onto defective processor switchhoter arrays (PSVA's for short) with a given redundancy. In Section IV, a greedy strategy is discussed to embed a maximal size logical array onto a given defective PSVA. In this strategy, nodes are embedded sequentially, and each logical node is mapped according to the information available about the mappings of the previous nodes. We show that the problem of embedding a maximal linear array onto a defective PSVA can be solved optimally in linear time. For two-dimensional arrays, finding optimal solutions seems to require exponential time complexity, and thus, we explore linear time algorithms that produce sub-optimal solutions. The second embedding strategy is for mapping a fixed size array onto a defective PSVA. It starts from a fixed embedding and incrementally changes it to avoid defectdfaults. This strategy is discussed in Section V. The yield of both strategies, which is the probability of successfully completing the embedding, is analyzed using Markov chain techniques, using probability arguments, and via simulation.
The above two reconfiguration schemes are driven by a centralized controller or a host, and thus are suitable for fabrication-time defect tolerance and compile-time fault tolerance. In Section VI, we consider run-time faults in PSVA's A processor switchlvoter may. (a) A 3 x 3 PSVA. (b) The pass assuming that a logical array is already embedded onto the PSVA such that at least d processors constitute each logical node. If, at run-time, some elements of the PSVA become faulty, then some logical nodes may be left with less than d processors while some other nodes may have more than d processors. In this case, it may be possible to distributively reconfigure the system at run time to guarantee that each node is d redundant, thus restoring the system's functionality.
In the rest of the paper, it is assumed that communication links are fault free. Reconfiguration algorithms that are more sophisticated than those presented in this paper are needed to reconfigure around faulty links. It is also assumed;as in most multiple redundancy systems, that no two faulty processors produce the same result and that no two processors fault simultaneously at run time. Finally, the analysis and simulation studies are based on random fault distributions in which switchhoter failures are independent of processor failures.
A VERSATILE ARCHITECTURE FOR REDUNDANT ARRAYS
In this section, we introduce the Processor SwitchNoter Array architecture (PSVA). It consists of a mesh-connected m a y of switcldvoters (referred to as switches), where each switch is connected to four processors in the manner indicated in Fig.  1 . Conversely, each processor (except border processors) is connected to four switches. Let n,. and n, be the numbers of rows of switches and columns of switches, respectively, in the PSVA. Then, the number of switches is n,. x n,, and the number of processors is (n, + 1) x (n, + 1). If, for simplicity, we assume that n,. = n, = ns, then a switch may be denoted by switchi,j, 1 5 i , j 5 n, and a processor may be denoted by proci,j,O 5 i, j 5 ns.
A connection between a switch and one of the processors associated with it may be active or inactive. A switch may have up to four active connections at a time, but a processor may have only one. The active set, Ci,j, for switchi,j is defined to be the set of processors with active connections to that switch. Let ci,j denote the cardinality of Ci,j. Clearly, for any i , j : 0 5 C i j 5 4.
A. Operation Modes of Switches
When a switch receives a data item f r o m a neighboring switch, it replicates the item c;,j times and passes a copy along each active connection to the processors. Data items received by a switch from processors in the switch's active set, however, are treated differently depending upon the value of c;,j. Specifically, the value of c;j specifies the mode of the switch as follows.
If c;,j = 0, switchij has no active links to any processors. In this case, the switch is said to be in pass mode. A switchhoter in pass mode functions only as a switch, and it directly connects its inputs and outputs in one of the ways depicted in Fig. le) . If c;,j = 1 the switch is said to be in straight mode and data received by the switch from the processor is simply forwarded to the destination switch.
If ci,j = 2 the switch is said to be in checking mode and data received from the two processors are compared. If they match, a copy is sent to the destination; otherwise an error flag is set.
If c;,j > 2 the switch is said to be in voting mode. In this case, the result of a majority vote on the data from the processors is forwarded to the destination. The data that disagree with the majority are deemed faulty, and the processor that sent them is removed from C i , j .
B. Switch Design
Assume that I k , Ok, k = 1, . . . ,4, are the input and output links, respectively, connecting a switch to its four neighboring switches (see Fig. 1 ). To implement the different switch modes, input from a given I k should be sent to the processors in Ci,j along the appropriate links. Data sent back to the switch are voted on and the result is sent to its proper destination output o h . Given that there are four possible destinations; Ol(west), Oa(north) , Os(east) and 04(south), the correct destination of the data may be determined by using one of two methods. Namely, 1) Two bits may be added to the data to determine the direction, or 2) Message cycles may be divided into 4 sub-cycles, one for each direction. We will first present a design for the switchhoters that assumes that the second method is used, and then point to the modifications required to accommodate the first method. 2). The four other bits in SW specify a particular nonpass switch mode. Assuming that the four processors connected to the switch are labeled by 1, 2, 3, and 4, then 9wm = 1 iff processor m is actively connected to the switch. The connections to and from processor m are labeled in Fig. 2 by in, and om, respectively. ,4, in four consecutive sub-cycles and sends the multiplexed data to the active processors. Connections to nonactive processors are masked through three-state, high impedance, gates
The multiplexer, mux, in Fig. 2 , samples 4 , k = 1, . controlled by S W k , k = 1, . . . ,4. These four bits are also combined with the outputs from the processors (received on ok, k = 1,. . . ,4) to determine the majority M a j , which is then demultiplexed to 01, + . . , 0 4 in every four consecutive sub-cycles. The voting as well as the exclusion of faulty processors from the active set of processors is done via a Read Only Memory. For any combination of active processors and input data (there are 28 combinations), the ROM stores the majority, M a j , an e r r o r bit that is set when no majority can be obtained, and a new set of active processors determined by four bits, sw;,k = 1 , -. . , 4 , that are used to over-write S W k , k = 1, . . . ,4. Specifically, the ROM stores the functions majority ( 0 k ; S W k = l}, if error # 1,
and S W g . That is processor k is kept in the active set only if it was active ( S W k = 1) and Ok agrees with the majority. In Table I , we show a few entries (out of order) of the ROM. The first shown entry represents four active nonfaulty processors, while the second entry represents four active processors with processor 3 being faulty. The third and fourth entries represent three active processors, the fifth entry represents two active processors and the last entry represents only one active processor. A dash in the table represents a don't care.
If the communication sub-cycles are not globally synchronized, then messages should be appropriately framed and buffers should be added at the input links (example, SR on links Ik, k = 1, . . . ,4, in Fig. 2 ). Furthermore, if instead of dividing a communication cycle into four sub-cycles, two bits are used to determine the direction of a message, then muz and demux in Fig. 2 should be replaced by a message queue handler and a simple 1 4 router, respectively.
It should be noted that the dynamic modification of the SW register is only needed if the active set of processors connected to a switch is to be modified at run-time. Otherwise, a simple voting scheme is needed and the size of the ROM is reduced to 256 x 1. With this, it is possible to implement the circuit in Fig. 2 using less than 500 transistors. Given that the number of switchhoten is approximately equal to the number of processors in the PSVA, it is only beneficial to implement this multiple redundancy scheme if the complexity of a processor far exceeds the complexity of the circuit in Fig.  2 . Moreover, it is not reasonable to assume that switchhoters do not fail. So, we will assume that switches will fail with a probability (1 -p s ) , which is a fraction of the probability of a processor failure, (1 -p). We will assume, however, that faulty switches, as well as nonfaulty switches, can be reset to any of the pass modes of Fig. l(b) .
In the given design, the mode of a switchhoter is controlled by setting a 6-bit status word. For fabrication-time and compile-time reconfiguration, it is sufficient to provide a means for a centralized agenthost to set the status word of all the switches in the PSVA. For run-time fault tolerance, however, distributed reconfiguration may require that the status word of a switch be accessible by the active processors connected to it. In Section VI, we discuss an algorithm in which processors need to read and write to the status word of a switch to which they are connected. Problems resulting from the simultaneous writing into the status word of a switch by its active processors may be avoided if the written word is forced through the voting process.
Finally, we note that PSVA's used for compile-time and runtime fault tolerance may utilize relatively elaborate switches since the processors can be complex (the iWarp [ 171, the Intel Paragon [ 11 and the connection machine, CM5, are all arrays of complex processors). Fabrication-time reconfiguration, on the other hand, is usually used for array processors that are laidout on single wafers. This implies relatively simple processors and thus requires the switches to be as simple as possible. The basic switchhoter described in this section (with 256 x 1 ROM) is sufficient in this case since global synchronization may be realized and centralized control may be assumed.
C. Array Embedding with Selective Redundancy
The embedding of an (n, x n,)-node logical array onto a PSVA may be specified in terms of a mapping function map(z,j) = (mapz(i,j), mapy(i,j) 
-. , (n, + j = 1 , q . e ,n,, the embedding of an (n, + 1)/2 x n, logical array into an n, x n, PSVA with double redundancy (see Fig. 3 
Finally, for quadruple redundancy ( Fig. 3(d) ), the mapping is
where p and p , are the reliabilities of a processor and a switch, respectively, and N = [(n, + l)/2J2, is the total number of logical nodes mapped to the PSVA. On the other hand, if the system is not considered to have failed until the detection of a fault that cannot be corrected, then failure requires that more than two processors connected to an active switch fail. That is, the reliability of the system is:
Given a PSVA and assuming that some processors and switches in the array are defective, then it is possible to embed a logical array with a given redundancy onto the defective PSVA if defective switches can operate correctly when set to the pass mode. The embedding problem is formally specified as one of finding a function, map, and the corresponding active sets, Cmap, such that: 1) each node (i, j ) in the logical array is mapped to a nondefective switch, switchmap (z,j) , in a way that allows for connections to be established between the north, south, east and west ports of each and, respectively, the south port of the north port of switchmap(z+l,j)r the west port of switchma, (,,j+l) and the east port of switchmap (2,j-l) ; is connected to at least d nondefective processors which are assigned to the active set Cmap(z,j). The active sets should satisfy Cmap(z,3) n A mapping function which satisfies the first condition with single channel communication links is called a valid mapping. That is, a valid mapping allows for the mesh connections between logical nodes to be established assuming single duplex channels between adjacent switches. Necessary and sufficient conditions for valid mappings are presented and analyzed in [15] . These conditions are derived for general mappings and are rather complex. In this paper, we will restrict ourselves to two specific classes of mapping functions. Namely, rowand Cmap(2,j) (-1,O) and (-1, -l)}. In any of the above mappings, any switch that is not used to map a node is set to pass mode 3.
The reliability analysis for PSVA arrays is straight forward and depends on the definition of system failure. For instance, consider the mapping described by (1) and assume that the PSVA fails when at least one node loses its fault correction capability. That is, when the array may no longer mask any single fault. In this case, failure occurs if, for some (2, j ) , either sWitchmap (z,j) Or more *an One Processor connected to 2) each that switch fails. The system's relicibility is thus:
wise mappings and shift-1 mappings. For these two classes, validity conditions are straight forward to verify.
In a row-wise mapping, any row of logical nodes is mapped to the same row of switches. That is mup,(i,j) = mup,(i,j-1) and mup,(i,j) > mup, (i,j -l ) , for any i and any j > 1.
We further restrict row-wise mappings such that the first row of logical nodes is mapped to the first row of switches, and consecutive rows of logical nodes are mapped to alternate rows of switches. That is mup,(i,j) = 22 -1. With these restrictions, we can prove that the mapping is valid if the column position of any node, ( i , j ) , is somewhere between the column positions of nodes (i -1 , j -1) and (i -1 , j + 1).
Specifically, we can prove the following:
Proposition I : A row-wise mapping, map, which satisfies mup,(i,j) = 22 -1 is valid if, for each i and j , Proof: Consider the case mup, (i, j ) 
,j) may be proved using a similar argument). The horizontal connections are always possible in a row-wise mapping. The connection between the south port of a switch, switchmap (i-l,j) , and the north port of switch,,,(i,j) is established through SWitChgi--a,k, switch,,,(i-l,j-l) to switch,,, ,,(i,j+l) . As seen from (-1,O) or (0, -1) . Note that even if f m u p is a valid mapping, the Shift-1 version of that mapping may not be a valid mapping. The following proposition establishes the validity of the Shift-1 mapping in the case where the initial mapping is fmup(i, j ) = (22 -1 , 2 j -1). Specifically, for the mapping to be valid, .any two horizontally adjacent nodes that are mapped to different rows of switches should be separated by at least one column of switches. A similar condition applies to vertically adjacent nodes. This result will be used in Section 5.
Proposition 2:
for any i and j, the following two conditions are satisfied:
We prove that the second condition always allows for a vertical connection between and switchmap (i-l,j~ 
andprove that the first condition allows for the horizontal connections between switch,,, (,,j) and switchm,p (i,j-l it may be shown that the vertical connections never interfere with the horizontal connections.
0
In the following two sections, we discuss two policies for mapping a logical array to a defective PSVA with a given redundancy.
IV. THE GREEDY MAPPING OF LOGICAL

ARRAYS ONTO DEFECTIVE PSVA'S
The goal of the greedy policies described here is to map a maximal size array onto a given defective PSVA. We start by presenting a greedy algorithm for embedding a maximal linear logical array onto a defective linear PSVA. In this context a linear PSVA is one that consists of one row of switches and two rows of processors as shown in Fig. 5 . In this case, we will denote switchl,, by switchj and mup(1,j) by mup(j).
A. Greedy Embeddings for Linear Arrays
Given a linear PSVA with defective switches and processors, the goal is to embed a maximal size logical array onto the 3)n,= logicalnode ;I* the size of the array successfully embedded in the PSVA *I For example, in Fig. 6 , we show the greedy embedding of an 8-node array and a 4-node array with d = 2 and 3, respectively, onto the defective PSVA of Fig. 5 . Although greedy algorithms are not usually optimal, it may be shown that the above greedy strategy is optimal.
Proposition 3: L-Greedy is optimal in the sense that no other algorithm can embed an array with more than ng nodes in the PSVA. Define R ( j ) as the number of nondefective processors among pro^^,^,^(^), procl,m,p(jl} that are not marked after logical node j is mapped onto Clearly, R ( j ) = 0, 1 or 2, and if d > 1, then R ( j ) = lHm,p(J)\ -lCm,p(j)l. Also, let mapopt be an optimal mapping which maps node j to switchmaPop,(j), and Ropt(j) be the number of nondefective processors among j . Given that m a p ( 1 ) is the first nondefective switch that is connected to at least d nondefective processors and that step 2.2.2 of L-Greedy maximizes R ( l ) , then either
In either case, it is easy to see that L-Greedy ensures that m w ( j ) < mapo&) or that [ m a p ( j ) = mapopt(j) and R ( j ) 2 Ropt(j)]. This induction shows that if an optimal algorithm may embed an array with n nodes onto a PSVA, then map(n) 5 mapopt(n) and thus L-Greedy will also 0 The yield, Y~-~, -~~d~( d , n , , n , ) is the probability of successfully embedding a logical array with n, or more nodes onto a defective nn,-switch PSVA using L-Greedy. Using a Proof: A Markov chain for L_Greedy (only transitions to and from layered Markov chain, this yield may be computed assuming a given probability, p , that a processor is not defective and a given probability, p , , that a switch is not defective. To illustrate the technique, we analyze the case d = 3 by considering a Markov chain which consists of n, + 1 layers, y = 0,1, . . -, n a r each containing three states, sY,o, 3y,l and sy,2 (see Fig. 7 ). A transition in the Markov process corresponds to the execution of one iteration of step 2 in L-Greedy. The semantics of the states is such that, after k transitions, the Markov process is in state sY,% if, after k iterations of L-Greedy, y nodes are successfully mapped to some switches in { switch1 , . . . , switchk} and u processors among {proco,k,procl,k} are not marked. Thus, these u processors are available to be actively connected to switchk+l.
According to the above semantics, if the kth transition is between two states in a given layer, y, then this indicates that iteration k fails to map node y+ 1. On the other hand, if the kth transition is from a state in layer y to a state in layer y+ 1, then this indicates that iteration k succeeds in mapping node 9 + 1.
The probabilities of such transitions may be obtained in terms of p and p , . Specifically, if after k transitions, the process is in state sy,%, then the different transition probabilities out of sY,% will depend on the status (defective or not) of switchk+l, For example, assume that after k transitions the process is in sy,l. That is, only one of proc0,k or p'fOC1,k is available to be actively connected to switchk+l (Fig. 8(a) ). Hence, mapping node y + l to switchk+l is only possible if proco,k+l, pTOCl,k+l and switchk+l are not defective (with probability p'p,). In this case, a transition to state sy+l,o occurs ( Fig.  8(b) ). If one of proco,k+1 or p r o c~, k +~ is defective (with probability 2p(l -p ) ) , then the process remains in state sY,l (Fig. 8(c) ). If both p r o c~, k +~ and p T O C l , k + l are defective (with probability (1 -p)'), a transition to state sY,o occurs ( Fig.  8(d) ). Finally, if switchk+l is defective and both proco,k+l and procl,k+l are not defective (with probability (1 -p,)p2), a transition to state sy,2 occurs ( Fig. 8(e) where 0 is a zero matrix, I is a unit matrix, and u k is a vector that contains the 3(n, + 1) probabilities F ; ,~, y = 0 , . . . , n,, In Fig. 9 , we show the result of the above analysis for ns = 19. Namely, we plot the yield for different values of n, and p assuming that (1 -p , ) = 0.1(1 -p). Note that if all processors and switches are nondefective, then a 13-node logical array may be embedded in the 19-switch linear PSVA.
B. Row-Wise Greedy Embeddings for Two-Dimensional Arrays
Given a defective n, x n, PSVA, the goal is to embed a maximal n, x ny logical array onto the PSVA. The greedy algorithm for linear arrays may be extended to a row-wise greedy algorithm for two dimensional arrays. Specifically, we assume that row i of the logical array is mapped to row 22 -1 of switches using the linear greedy algorithm. This fixes the number of rows in the logical array to nl = L(n, + l)/2], and the goal becomes to maximize the number of columns ny in the logical array. However, according to Proposition 1, the mapping of row i, i > 1, is not independent from the mapping of row i -1. Moreover, in order to end up with a regular logical array, each logical row should contain the same number of logical nodes. Taking this into consideration, the following greedy algorithm may be used to map a logical nl x ny array onto a defective PSVA with the objective of maximizing ny.
The algorithm assumes that all defective processors in the PSVA are initially marked unavailable.
Algorithm 2-D-Greedy
Use L-Greedy to embed logical row 1 to the first row of switches. Let ny be the number of nodes resulting from that embedding. In this algorithm, the condition of Proposition 1 is implicitly imposed in the bounds of the loop in Step 1. After embedding ny nodes in each of rows 1, . . . , i -1, if, in row i, a node ( i , j ) cannot be embedded, then the entire jth column is removed from the embedding of the previous rows (Step 2). Similarly, if in row i, only j nodes, j < ny, can be embedded, then columns j + 1,. . . , ny are deleted from the previous rows (Step 3). With this simple policy, the running time of the algorithm is O(n:). More complex algorithms that involve back-tracking may be designed (no longer greedy). In such algorithms, previously embedded rows would be incrementally updated to accommodate the embedding of a given row.
In Fig. 10 , we show simulation results for Y 2 -D -G r e e d y (3, ny. 19), the probability of successfully embedding a logical array of size at least n1 x ny onto a 19 x 19 PSVA. The dotted curve given for p = 0.9 is the yield resulting from completely ignoring the condition of Proposition 1. That is, each of the 10 rows is independently embedded using L-Greedy, and thus the yield is [ Y L -G~~~~~(~, na, 19) ]1°. This represents an upper bound on any 2-D algorithm that uses back-tracking to improve the yield of 2-D-Greedy. Given that this upper bound is far from being tight because it ignores completely the conditions of Proposition 1, and by comparing the two curves for p = 0.9, our own conclusion is that algorithms more complex than 2-D-Greedy may improve the yield only modestly.
V. EMBEDDING A FIXED SIZE ARRAY ONTO A DEFECTIVE PSVA A different strategy for embedding logical arrays onto defective PSVA's is to use a valid fixed mapping, fmup, which, when used to embed a logical n, x ny array onto a nondefective PSVA, leaves some of the processors unused. Because of these unused processors, the same mapping, fmup, may be used to embed a logical n , x ny array onto a defective PSVA. We will consider a specific class of row-wise fixed mappings in which fmap,(i,j) = 2i -1 and the mapping of each row exhibits some regularity. The mappings will be superscripted in a way that reflects the regularity of row mappings.
Specifically, a superscript u,w means that the first u logical nodes in the row are mapped to the first u consecutive switches, then 'u switches are skipped and the following u nodes are mapped to the following u switches and so on. For example, the mapping of Fig. 3(c) A utilization factor which is less than unity means that the embedding may still be accomplished if up to 1 -p ( f m u p , d ) of the processors in the PSVA are defective. This is because, only p ( f m u p , d) of the processors are utilized in the embedding. However, defective switches or uneven distribution of defective processors may not allow for the embedding to be realized with the given mapping fmup. In these cases, the shift-1 policy may be useful for obtaining the embedding through a mapping function mup(i, j ) = fmup(i, j)+A(i, j), where A(i,j) = (0, 0), (0, *l) or ( f l , 0).
Hence, assuming that a functionfmap may embed an n, x ny logical array onto an n, x n, PSVA, with redundancy d and utilization p < 1, the following algorithm may be used to embed a logical array of the same size onto a defective PSVA, using a shift-1 policy. The algorithm assumes that initially all the defective nodes are marked (to indicate unavailability). The predicate vuZid(i, j , A(i, j ) ) returns true if mapping logical node (i, j ) to SWitchfm,p(i,j)+A(i,3) allows this switch to be properly connected to switch,ap(;,j-l) and switch,,,(;-l,j), thus guaranteeing a valid mapping. Algorithm Shift-llfmap: 
A. Row-Wise Embedding Using Shij-l/ fmup','
In the row-wise version of Shift-llfmup, each logical node is allowed to be shifted from its position in fmup1>l only in the horizontal direction. That is the values of A ( i , j ) = ( f l , 0) are not tried in algorithm Shift-llfmup. It is straight forward to check that the resulting mapping function, map = f m u p l > l 4-A, always satisfies the conditions of Proposition 1.
Hence, by decomposing the n, x n, PSVA onto nl linear PSVA's, the embedding of an nl x nl logical array onto the two dimension PSVA may be achieved by independently embedding each logical row onto the corresponding linear PSVA. The probability of completing the two-dimensional embedding is thus given by Yrw-,hzft(3, ni, n,) = [Yishzft(3, w , nS)lnr (2) where, YL-,hzft, is the probability of completing the embedding of one logical row onto a linear PSVA using the following algorithm (as in L-Greedy, the row indices are omitted). Algorithm L-Shift-l/fmupl>l: 
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Processors and switches affecting the embedding of node j.
By trying to embed a logical node, j , with A(j) = -1 first, then with A(j) = 0 and 1, the algorithm actually compresses the mapping toward the left, thus increasing the probability of completing the embedding. Specifically, if node j can be In order to analyze the probability of success of the above algorithm, we observe that in iteration j , the success of mapping logical node j depends on the availability (not defective and not marked) of SWZtCh2j_l+A, for A = -1,O, 1, and of pr0cq,2j-l, for q = 0 , l and 1 = 0,. . . , 3 (see Fig. 12 ). If the embedding of node j is successful, then the availability of processors pr0cq,2j-l, q, 1 = 0, 1, after iteration j , will affect iteration j + 1. To express the availability of these processors after iteration j we define the variable R ( j ) as follows.
*If A(j) = 0 or -1, then R ( j ) is the number of processors among p r 0 c 0 , 2 j -1 and pr0c1,2j-1 that are available (not marked) after iteration j . *If A(j) = 1, then -R ( j ) is the number of processors among proc0,2j and p r o c l~j that are needed to complete the embedding of node j .
In other words, if R ( j ) is nonnegative, it indicates whether
0, 1 or 2 of proco,2j-1 and proc1,2j-l are available to be used, if needed, in the embedding of logical node j + 1.
If R ( j ) is negative, then this indicates that both proc0,2j-1 and proc1,zj-1 are marked and that IR(j)l processors among p r o c o~j and proc1,2j are needed to complete the embedding of node j . That is, node j needs to borrow IR(j)l processors from node j + 1.
The progress of the embedding algorithm may be modeled by a Markov process in which the jth transition represents the execution of iteration j of the algorithm. In other words, the state of the process after j transitions reflects the progress of the algorithm after the jth iteration. The Markov process consists of six states with the following semantics (see Fig.  13 ).
sf: indicates that the algorithm has failed in embedding node j . This is an absorbing state because the failure to embed one node means the failure of the algorithm.
SO: indicates that R ( j ) = 0 OR ( R ( j ) > 0 and switchzj is defective).
s , , u = 1,2: indicates that R ( j ) = u and that switchaj is not defective. Note that the state information after transition j indicates whether or not proco,2j-l, proc1,2j-l and switchzj are available to be used in embedding node j + 1 in the next iteration. It also indicates whether p r o c o~j and proc1,zj have been used in embedding node j , and thus whether or not they are available to be used for embedding node j+l. Two remarks are in order. First, state SO specifies that neither ~T O C O , Z~-~ nor pr0c1,2j-1 can be used for embedding node j + 1. This is true if switchzj is defective even if R ( j ) # 0, since in this case, node j + 1 cannot be mapped to switchzj and, thus, cannot use proc0,2j-l orproc1,zj-1. The second remark is that transitions into state s-1 (or s-2) assume that at least one (or both) of proc0,zj and proc1,zj are nondefective.
Let T ( j ) be the set containing the two switches switchzj-1 and switch2j, and the four processors connected to switchzj-1 , and assume that after embedding some node, j -1, the Markov process is in state szl. The probability of successfully embedding node j and the state after that embedding depends on: 1) the state s , and 2) the probability of different defect configurations in the elements of T ( j ) . Specifically, the transition probabilities out of some state, s,, may be computed by enumerating all possible configurations of defects in the elements of T ( j ) . There are two switches and four processors in T ( j ) , thus giving 64 defect configurations, each occurring with a given probability expressed in terms of p and p,. Each configuration will cause a transition to one of the six states in the Markov process and the sum of the probabilities of the configurations leading to a specific state s, is the transition probability from s , to s, .
The above assertion that state transitions depend only on elements in T ( j ) needs further justification since transitions into s-1 (or s-2) assume that at least one (or both) of proc0,zj or p r o c l ,~j is nondefective. Examining the states of these processors during the embedding of node j complicates the Markov analysis since there will not be a clean separation between the elements examined in each iteration. Our solution to this problem is to delay the examination of proc0,zj and pr0cl,2j until the embedding of node j + 1. At that time, proc0,zj and proc1,2j are examined as elements of T ( j + 1) and any incompatibility with the current state will cause a transition to sf. Note that such incompatibility is only possible if the current state is s-1 or s-2. The second example that we discuss below will clarify this point. For example, in Fig. 14(a) , (b), and (c), we assume that after iteration j -1, the process is in state s1 ( p r 0~1 , 2 j -3 is available-see labels in Fig. 12 ), and we show three defect configurations for T ( j ) . These configurations occur with probabilities p3(l -p ) p t , p3(l -p ) p t and p2(1 -~)~p : , respectively. In configuration (a), node j is mapped to witch^^-^, thus leaving proc1,~j-1 available (state sl).
In configuration (b), node j is mapped to swztchpj-1, thus leaving no processors available (state S O ) .
In configuration (c), node j is mapped to switchaj, and one of proc0,2i or proc1,2i is needed to complete the embedding (state s-1). Note that the transition probabilities do not depend on the particular index, j , of the node being mapped. A second example is given in Fig. 15 , where it is assumed that after iteration j -1, the process is in state s-1 (one of proc0,zj or proc1,2j is used). We show in Fig. 15(a), (b) , and (c) three defect configurations for T ( j ) that occur with probabilities (1 -p)', p2(1 -~)~p , and p4ps, respectively. The configuration of Fig. 15 (a) leads to sf since being in state s-1 requires that one of proc0,zj or proc1,zj is available. The configuration of Fig. 15(b) leads to s-2 while that of Fig. 
15(c) leads to S O .
Let oh be the probability of being in state s , after the jth transition. Following the above mentioned enumeration procedure, we may find the state transition matrix A for the States after iteration j assuming that, before iteration j , the state where each of the four matrices corresponds to a particular pattern of failure of switchzj-1 and switchaj. The matrix corresponding to the two switches being nondefective is specified by the equation found at the bottom of the previous page where x4 = p4, x3 = p3(l -p ) , x2 = p2(1 -p)', x1 = p ( l -p ) 3 and xo = (1 -P )~. The expressions for the other matrices are similar.
The Markov process is initiated at state SO. This is because proco,-l and procl,-l are not available for embedding logical node 1 (they do not exist), and proco,~ and p r o c l ,~ are not used in the embedding of node 0 (node 0 does not exist). If n, is odd, then the last node, nl, cannot be shifted to the right. That is, the embedding is successful only if, after 7Ll iterations, the Markov process is in state SO, s1 or s2. Hence, the probability of successful embedding is:
Y~-~h i f t ( 3 , n i , n~)
A slightly more complex expression may be obtained for even values of n. From this and (2), the success probability of the row-wise shift-l/fmapl>l may be computed. This probability is plotted in Fig. 16(a) . In this Fig. the curve labeled Yfmap(3, 10, 19) is the probability that fmap'l' embeds successfully a 10 x 10 array onto a 19 x 19 defective PSVA without any reconfiguration. It is given by .
Yfmap(3,10,19) = (P4P, + Q3(1 -P ) P s ) N Where N = n; = 100. This curve is used to demonstrate the yield enhancement due to reconfiguration. In Fig. 16(b) , we show the effect of switch faults on Yrw-shift-1(3, 10,19). As expected, the yield decreases for higher probability of switch faults. In order to compare the 2-D-Greedy and the row-wise Shift-1 algorithms, we also plot Y~-L J -G~~~~~ (~, 10,19) in Fig.   16 (a). This is the probability of successfully embedding a logical array of size at least 10 x 10 onto the 19 x 19 PSVA using 2-D-Greedy. Although the two yields are approximately equal, the yield of 2-D-Greedy is slightly lower for small values of p. The performance of 2-D-Greedy relative to Shift-1 improves as p increases. However, comparing 2-D-Greedy and Shift-1 for a fixed size logical array is misleading. In fact, even for the values of p for which Y2-D-Greedy(3,10,19) is smaller than Yrw_shift(3, 10, 19) , 2-D-Greedy has the advantage of being able, with some probability, to embed arrays larger than 10 x 10. For instance, as seen from Fig. 16(a) , for p = 0.95, 2-D-Greedy may embed a 11 x 10 array in a 19 x 19 PSVA with probability 0.58. That is Y2-LJ-Gree&,(3, 11,19) = 0.58 while Yrw-shift(3, 11,19) = 0. Next, we discuss two different variations of the Shift-1 embedding algorithm.
B. A More Flexible Shif-l/ f map'i' Embedding
In the previous section, we considered mapping functions in which each node may be shifted from its position in fmapl7' (O,O) , may increase the probability of successfully completing the embedding. In some other cases, however, this may decrease that probability. We clarify this by the two examples in Fig. 17 . For the PSVA of Fig. 17(a) , the embedding is completed with A = (0,O) being tried before (-1,O). If A = (-1,O) is tried first in this example, then, as shown in Fig. 17(b) , node ( 1 , l ) will be shifted to the left thus consuming proc1,l and causing the embedding of node ( 2 , l ) to fail. A similar argument applies to Figures 17(c) and (d) . In this case, however, the left shift of node (1,l) prevents the upward shift of node [2, 2) because this shift would violate the conditions of Proposition 2.
With the possibility of shifting in any of the four normal directions, the predicate valid in Algorithm Shift-l/fmaplil should return true only if the conditions of Proposition 2 are satisfied. Given the values of A(i -1 , j ) and A ( i , j -l), the predicate valid is specified by
In other words, (2, j ) may not be shifted vertically if ( i , j -1)
is shifted to the right and may not be shifted horizontally if 
1
In order to analyze the probability of success of Shift-l/fmapl?l, we Observe that the probability of successfully embedding a logical node depends on the conditions resulting from embedding the previous nodes. As in the case of L-Shift-1, the conditions after embedding logical node ( i , j ) may be expressed in terms of the number of processors among {procze-1,z3--lr ~T O C Z~--~, Z~-Z , proc2,-2,22-1} that are not marked after iteration i , j . Unlike the linear case, however, a distinction should be made between un-marked processors that may be used when mapping logical node (i,j + 1) and those that may be used when mapping logical node (i + 1,j). Two variables, Rh(i,j) and &(i,j) are used for that purpose.
*Rh (i,j) : is the number of processors among proc~~--1,2~--1 and proc2e--2,2J-1 that are available after the embedding of node (z,j) to be used when embedding node ( i , j + 1).
A negative value of Rh(i,j) indicates that the embedding of node ( i , j ) required a shift to the right and the use of I&(i,j)l processors from {~~o c z~--~, z~, Proc2a-2,23}. *R,(i,j) : is the number of processors among procz2-1,z3-1 and proczz--1,23--2 that are available after the embedding of node (i, j ) to be used when embedding node (i + 1, j ) . is shifted to the right and (i,j) cannot be shifted upward) imply that both p~oc2~-1,2~-1 and p~oc2~-1,2~-2 are defective because, otherwise, there will be more than two available, nondefective, processors connected to switch2i Ru(i,j) or Rh(i,j) is equal to one, then the other is also equal to one.
Pruofi From Proposition 5, if either R,,(i,j) or Rh(i,j) is equal to one, then A ( i , j ) = 0, and the four processors connected to ~w i t c h 2~-~, 2~-1 are nondefective. According to the priorities in step 2.2 of Shiftllfmup'J, p~oc2~--1,2~--1 will not be marked and will be available to be used when either ( i , j + 1) or (i + 1 , j ) are embedded. Thus R,,(i,j If we denote by T ( i , j ) the set containing the four processors connected to ~witch2+1,2~-1, then the probability of successfully embedding logical node ( i , j ) will depend on: 1) the probabilities of defect distributions among the processors in T ( i , j ) , and 2) the state that resulted from embedding nodes (i -l , j ) , ( i , j -1) and (i -1 , j + 1). These two factors will also determine the state after the embedding of node ( i , j ) .
Note that the state after the embedding of node (i -1, j + 1) is needed because node (i -1 , j + 1) is embedded in Shift-1 after node (i -1,j). used by node (i -1 , j + 1). In Fig. 18(c A Markov process similar to the one used to analyze L-Shift-1 may not be directly applied to compute the probability of successfully completing the embedding. This is because the result of iteration i , j not only depends on the previous iteration, i , j -1, but also on iterations i -1 , j and i -1, j + 1. That is the process needs to remember the results of the previous 7~ iterations. An alternative technique is to assume that P,(i,j) is the probability of being in state s u ( i , j ) after the embedding of node ( i , j ) . It is then possible to write a set of recursive equations relating P(i, j ) with P(i -l , j ) , P(i -1 , j + 1) and P ( i , j -1), where P ( i , j ) is a vector containing the eight probabilities P,(i,j) in the order u = 0, . . . ,7. By solving the resulting system of equations, we can calculate the probability that all the nodes are mapped successfully. The probability equations are derived by enumerating all possible configurations of defects in the elements of T ( i , j ) . For example, if T,, u = 1 , . . ,4, are defined as in Section V-A, then, from our comment on Fig. 18(d) , the probability of being in state s z ( i , j ) after the embedding of logical node (i,j) is given by:
where for simplicity of notation we used P,,, = P, + P,. and P,,, = (1 -P,,u) . That is, the embedding of node ( i , j ) is completed with A(i,j) = (0,O) and Rh(i,j) = R , ( i , j ) = 1 if and only if the four processors in T ( i , j ) are nondefective (with probability 7r4), node (i -1 , j ) is not shifted downward (with probability 1 -P 5 , 6 ( i -1,j)) and node ( i , j -1) is not shifted rightward (with probability 1 -P3,4(i, j -1)) . Similarly, the probabilities of being in the seven other states are: A slightly more complex expression may be derived for the case of even n,. The probability Y~1 -~h i f~( 3 , 1 0 , 1 9 ) is plotted in Fig. 19 for the embedding of an 10 x 10 logical array onto a 19 x 19-switch PSVA. By comparing the results for G1-Shift and row-wise Shift-I, we note that the yield of the latter is greater than the yield of the former. Given that G1-Shift allows shifting in all four directions while rw -Shift allows only horizontal shifts, it is clear that the compression toward the left (trying A = (0, -1) first) is the reason for the superiority of rw-Shi f t. It is possible to combine the advantages of both algorithms, that is to allow shifting in all directions and at the same time compress toward the left. This is achieved by trying the values of A(i, j ) in algorithm Shift-llfmapl-I in the order (0, -1 -1(3,nt,n,) . The results for the embedding of a 10 x 10 logical array onto a 19 x 19 PSVA is shown in Fig.  19 . As expected, G2-Shift-1 outperforms row-wise Shift-1. The yield improvement is, however, very modest. For example, if triple redundancy is desired, then the mapping defined by (1) may be used to map a logical array onto a nondefective PSVA such that four processors constitute each logical node; three processors to be used in a TMR mode and the fourth to be used as a spare to replace any of the other three. This idea of using sparing along with TMR has been used in the design of FTMP [7] , where a pool of spares is made available to replace any faulty unit in a triply redundant module. In PSVA's, however, the use of spares is restricted in the sense that a spare can only replace one of three specific processors.
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In order to be more specific, define a d-deficient logical node to be a node with more than p -d faults in the processors constituting it. Such a node has less than d nonfaulty processors left and thus cannot operate properly in a d-redundant mode. Because faults may not occur uniformly at run-time, some node may become d-deficient while some other node may have less than p -d faults in the processors constituting it. In other words, the system may fail not because of lack of spares, but because the hardware interconnections restrict the set of processors that may be replaced by each spare. This restriction greatly reduces the survivability of the system.
In order to improve the survivability, a run-time reconfiguration algorithm may be invoked when a node becomes d-deficient. The goal of the reconfiguration is to restore the required redundancy at each node. Ideally, a run-time reconfiguration algorithm should be a simple algorithm which may be executed distributively and which only requires the remapping of deficient nodes (constant time complexity). A good candidate for such reconfiguration is a run-time adaptation of the Shift-1 algorithm of Section V; when a logical node, ( i , j ) , which is mapped to swztch,,,(z,~) ELSE retum nut-successful. If leftshift is not successful, then a similar up-shift is tried, then a right-shift and finally a downshift. The resulting reconfiguration algorithm is called (nl -1)-compress because the recursive shifting of nondeficient nodes along some direction is equivalent to compressing the embedding in that direction. At run time, this compression may require the remapping of up to n~ -1 nodes.
The above reconfiguration is triggered by a node that becomes 3-deficient. Such a node is capable of participating in the reconfiguration since it still has two nonfaulty processors. These processors can detect the deficiency status by periodically examining the status word of the switch to which they are actively connected. The other nodes that are involved in the reconfiguration are invoked by message passing and execute in a distributive manner. Processors may determine the active connections of neighboring processors by examining the status word of a shared switch. They may also change such connections by writing onto that status word. called m-compress. Clearly, 0-compress attempts only to shift the deficient node and thus is fast. Its probability of success, however, is expected to be low compared to that of (121 -1)-compress .
In order to study the effect of m on the success of the reconfiguration algorithm, we simulated the application of mcompress for the reconfiguration of an 10 x 10 logical array which is embedded in an 19 x 19 PSVA using fm.aplll with d = 3. Clearly, only 300 of the 400 processors in the PSVA are used in the embedding and the remaining 100 processors may be used as spares. In Fig. 20 , we show the probability that m-compress successfully reconfigures the array to tolerate IC randomly chosen faulty processors. As seen from the figure, compression with low values of m gives good results. In fact, for m = 2, any increase in the value of m results in a minute improvement in system survivability.
VII. CONCLUSION
We have presented a versatile architecture for implementing multiple redundancy in computational arrays, and we have studied different embedding and reconfiguration algorithms that may be applied to this architecture. All the algorithms may be applied either to tolerate initial defects or to recover from run time faults. In the paper, however, we distinguished between defect tolerance algorithms and run time algorithms according to the amount of global restructuring that is required. This distinction is natural because the algorithms that require global restructuring outperform those that are restricted to local restructuring, but are less suitable for run time reconfiguration.
Given the flexibility of the PSVA architecture, we emphasized the strategies underlying the reconfiguration algorithms and the techniques used to analyze them. These strategies and techniques may be applied to different instances of the restructuring problem. For example, we analyzed the embedding and reconfiguration algorithms assuming that triple redundancy is required for proper operation. Also, the Shift-1 algorithms were analyzed assuming that fmapl?' is the initial fixed mapping. and by the flexibilityhack-width of the interconnection system (in CHIP-like architectures). Although studying and analyzing multiple redundancy mappings in iWarp and CHIP are beyond the scope of this paper, the ideas, algorithms and analysis techniques used for multiple redundancy mappings in PSVA's are useful starting points for such studies.
The study of multiple redundancy in PSVA's is the first step toward studying the applicability of processor meshes as general purpose, fault tolerant, multiprocessors. These systems are appealing because of the ability to selectively set the degree of redundancy according to the required reliability and the possibility of dynamically reconfiguring the system after faults to efficiently utilize the available redundancy. APPENDIX GLOSSARY OF NOTATION the switch located in row i , column j of a PSVA, starting with row and column 1,l. the processor located in row i, column j of a PSVA, starting with row and column 0,O. the active set -the set of processors with active connections to switch;,j. the cardinality of active set Ci,j. the single bit majority function used within the switchhoters of a PSVA. a function which specifies a mapping from a logical node ( i , j ) to a physical PSVA switch. The function maps from a row-column pair in the logical array to a row-column pair in the physical PSVA. the physical row that logical node ( i , j ) is mapped into. the physical column that logical node ( z , j ) is mapped into.
